[charlie-83]

Isn't HDL basically the intermediate representation you want? Plus, you can learn it with simulation or FPGA dev board which makes it reasonably accessable

[tormeh]

All I remember from my experience with VHDL/Verilog is that they really truly suck.