Hacker News new | ask | show | jobs
by tormeh 204 days ago
All I remember from my experience with VHDL/Verilog is that they really truly suck.