|
|
|
|
|
|
by sklogic
3979 days ago
|
|
|
or1k used a very simple approach - duplicate all the pipeline registers in all the stages and use two register files. Then store the current state once interrupt is raised and restore when handler done working. This design can be easily derived from an existing one. |
|
|