[donlzx]

Yeah, it seems like just some syntax sugars for Verilog, not a whole new language. If you're not familiar with Verilog, those new syntax constructs may seem confusing.