|
|
|
|
|
by oso2k
4202 days ago
|
|
So a Mill CPU can never do shared-memory process parallelization? Two or more processes accessing the same memory could be a hazard. Seems like it would suffer the same issue IA-64 has with parallelism. However, the conveyor belt analogy simplifies register spilling & related issues. |
|
Why not? The caches will still be coherent.