[modeless]

Learning may not happen on-chip, but the network is still learned, and the performance of the chip is dependent on the learning. The spiking architecture of the chip means that the best learning algorithms can't be used. An ASIC implementing a convolutional neural net could also be low-power, scalable, and fault-tolerant, while taking advantage of the best currently known learning algorithms and ultimately performing a lot better on real tasks.