[hclee]

In ASIC RTL, two really important things should be considered. DFT implementable and synthesis friendly. Verilog with those two can only compete. In that sense, ARM is one of the best at it.

I am not sure if a static checker meant 'lint' but Verilog writer can be better being good at static check and static checker at next end.