|
|
|
|
|
by simias
4743 days ago
|
|
I've started to learn hardware design a couple of months ago and this is good advice. However I'd like to mention that many constructs work fine in simulation but are completely backwards/impossible to synthesize in FPGA or ASIC. Writing verilog is easy, writing good verilog much more difficult. I don't know if there are any good and comprehensive resources for learning hardware design coming from a software background, I have the chance to work with some ASIC guys who can help me with those things. |
|