[namero999]

Same, I built a correctly-working AND gate made only of NAND gates but the tests don't pass.

[Kirby64]

The SR latch logic is also incorrect. Cross-coupled NORs had to be configured illogically to actually pass the tests and output correctly.

Also, the later puzzles (starting with memory) don't have any real tests. Seems like it just doesn't really exist past that point.

[asterisk_man]

What configuration did you use to pass the test? I guess I couldn't think illogically enough.

[Kirby64]

I removed one of the cross coupled outputs (only one NOR was connected to the other, not both outputs cross coupled) and magically it worked. Didn’t make any sense from a logic perspective though.