[sylware]

Huh?

There are RISC-V "performant" implementations on the best TSMC silicon process like x86-64 and aarch64?

[inkyoto]

There are not.

[sylware]

I thought so.

But I want that :)