|
|
|
|
|
|
by mjg59
30 days ago
|
|
|
> or indeed any I/O ports. PCI has the concept of I/O ports even if the CPU doesn't. The details differ depending on whether it's PCI or PCIe, but the net effect is that whatever's responsible for putting the access on the bus exposes an MMIO window that corresponds to the the port addresses available, and generates port I/O cycles in response to accesses to that window. |
|
|