|
|
|
|
|
by pseudosavant
5 hours ago
|
|
My read on it was that they are trying to imply a transistor density (in a 2D plane sense) that is comparable to a 1nm process? But they achieve that through stacking (3D, not 2D) since the features aren't actually anywhere near 1nm? |
|
I know they won't go for an anything that makes as much sense as 5nm3, so I vote for "1nm hyper space"