|
|
|
|
|
|
by MattPerry
45 days ago
|
|
|
Exact same experience. My background is embedded and VLSI so I hedge my bets by saying that LLM are ok for Python scripting, but not there yet for synthesizable Verilog. It is really hard to see if the "how are you using LLMs?" question is for "we are AI Native™" or a form of cheating (like in university). |
|
|