[UncleOxidant]

Searching around github and found someone has put up a github repo with a Julia implementation of the article here including FPGA implementation of a KAN MNIST classifier in Verilog. https://github.com/philtomson/KAN_LUT

[ag2718]

Our end-to-end implementation can be found here! https://github.com/Duchstf/KANELE