Y
Hacker News
new
|
ask
|
show
|
jobs
by
cpldcpu
2 days ago
CISC view: Its another adressing mode.
RISC view: SUBLEQ is already four instructions (2x memory access, alu, branch)
1 comments
jpegqs
2 days ago
3x memory access then, because read+read+write. And extra 0 to 3 reads in this work.
link