|
|
|
|
|
|
by UncleOxidant
27 days ago
|
|
|
A lot of RISCV implementations are going to be better and take a lot less resources in an FPGA due to the much more-easily-decoded ISA. What I was saying above was that I was surprised that they could get an x86 into that few LUTs as the x86 ISA is not well suited to efficient implementations. |
|
|