[NooneAtAll3]

looks like there's no mention of soft-floats support, like in Hazard3 cores

see f.e.: https://wren.wtf/shower-thoughts/marks-magic-multiply/

[Narishma]

Because that's not a RISC-V standard but a custom extension implemented by one chip.