|
|
|
|
|
|
by shrubble
42 days ago
|
|
|
It depends on how you want to treat the internal (not seen by user or compiler) decoding that both AMD and Intel are doing; some would argue that these CPUs are RISC chips that decode x86 and x64 instructions into their own RISC implementation. |
|
|