[tmzt]

Using LLM to target an FPGA would be interesting, generate the Verilog/VHDL.

[p0w3n3d]

much faster, above all, but this would be electronic signal processing with quantisation etc. I am targeting zero latency purely analog circuit. I'm not sure if FPGA can do it...