|
|
|
|
|
|
by jonjacky
97 days ago
|
|
|
Thanks, I see. In your README you do briefly mention static vs dynamic, NMOS vs CMOS, and 6502 vs 65C02 but I didn't appreciate those could make a 3x difference in the transistor count. I agree it's a nice CPU design, and the whole project is quite impressive. Will Tiny Tapeout make you an actual chip that you can run? I'm curious about how you used Claude. Is the CPU design itself completely handmade, or did Claude fill in some details? Did you use Claude for both the Verilog code and the Python emulator and test code? Did you provide Claude
with some of your own hand-written code to demonstrate the style you wanted and get it started? |
|
|
As for Claude, honestly, as a partner. We bounced ideas off each other, while I provided overall direction for the project. It was finishing up a design I had started and aborted last year, but we did build this from scratch. I had some good ideas, Claude had some good ideas, but Claude did almost all of the actual grunt work. Looking back, Claude's tactical decisionmaking was often better than mine, but my strategic decisionmaking was far superior. I would also occasionally have to interject when it was "freaking out" and offer a sounding board to help it solve whatever problem it was working through.