|
|
|
|
|
by snvzz
165 days ago
|
|
>Is it just "some upcoming chips" inventing their own extensions? Or is this a standardized ARM extension? RISC-V has an official ratified extension for TSO, and a work-in-progress one for dynamic switching between RISC-V's standard memory model and TSO. |
|