|
|
|
|
|
|
by hayley-patton
160 days ago
|
|
|
My recollection is that ASIC-resistance involves using lots of scratchpad memory and mixing multiple hashing algorithms, so that you'd have to use a lot of silicon and/or bottleneck hard on external RAM. I think the same would hurt FPGAs too. |
|
|