Y
Hacker News
new
|
ask
|
show
|
jobs
by
kevin_thibedeau
177 days ago
VHDL was designed for specification. Verilog is the one with the warts from its simulator heritage.