"12MHz/0 wait state with 100ns DRAM."
another https://theretroweb.com/chip/documentation/neat-6210302843ed...
"The processor can operate at 16MHz with 0.5-0.7 wait state memory accesses, using 100 nsec DRAMs. This is possible through the Page Interleaved memory scheme."