[rq1]

The next generation will include another processor to offload the inference from the RISC V processors used to offload inference from the host machine.

[ddalex]

The next next generation will include memory to offload memory from the on chip memory to the memory on memory (also known as SRAM cache)