[thyristan]

Because for timing-sensitive code, those are important. If a variable is really a register, cache-based timing attacks just don't happen, because there is no cache in between.

[saagarjha]

I don’t think register has ever guaranteed that.