|
|
|
|
|
|
by clausecker
208 days ago
|
|
|
ARM already has most stuff required for this on board. Two proprietary extensions are used by Rosetta: one emulates the parity (rarely used) and half-carry (obsolete) flags, which can also be emulated conventionally. The other implementa TSO memory ordering, which can either be ignored or implemented with explicit barriers; some other chips apparently have a similar setting. The other stuff is all present in ARMv8.5 I think. |
|
|