|
|
|
|
|
|
by taldo
225 days ago
|
|
|
You mean the cost of EDA software directly (paying Synopsys/Cadence for the software used to design, verify, and synthesize your own chips)? Or the actual R&D cost to design the chip itself? Or paying for prepackaged IP blocks (major ones like CPU cores, or lesser ones like I/O)? |
|
|