Sometimes I find it hard to believe that Apple Silicon implements 2 different togglable memory models, just so that Rosetta can better emulate x86
https://www.sra.uni-hannover.de/Publications/2024/wrenger_24...