Y
Hacker News
new
|
ask
|
show
|
jobs
by
Kubuxu
287 days ago
Traditional CMOS D-flipflop takes 16 transistors, SRAM cell takes 6 (two looped inverters and two data-line selection transistors).
The capacitor in DRAM is usually realised as an enlarged gate of a transistor AFAIK.