|
|
|
|
|
|
by jared_hulbert
284 days ago
|
|
|
We are seeing more SRAM in the form of CPU caches, this is one of the things that is actually scaling still. Are you asking why not use SRAM in something like a DIMM? You could do this. Here's why I wouldn't advocate for this. Assume you had zero latency SRAM in your DIMM. It still takes ~40ns to get out of the processor by the time you go through all the memory controller and phy. So you'd have an incredibly expensive but small DIMM taking up limited pins on the processor package/die. Even then you'd only cut the memory latency in half, and we'd still be stuck at a new lower flatline. Incorporating the SRAM in die is different story, you get to scale the latency and the bandwidth closer to the other capabilities of the cores. |
|
|