[antognini]

Based on the code in the repo it looks like they designed the chip in verilog and then ran it in a simulator. But if they have the verilog code in principle they could send it off to a fab and get real hardware back.

[UncleOxidant]

Next step would be to try it out in an FPGA.