Y
Hacker News
new
|
ask
|
show
|
jobs
by
fsfod
339 days ago
AMD also switched to 16k(4 x 4K) down from 8 in Zen1 for there PTE Coalescing system that is effectively run length like compression of page table entries with sequential addresses in to one TLB slot.