Y
Hacker News
new
|
ask
|
show
|
jobs
by
ForgotMyUUID
351 days ago
Hi everyone! Question for Verilog/VHDL Profis: What are your favorite documenting tools? Is there a way to automatically generate API for a project? I am looking for something like autodoc from sphinx but for Verilog.
1 comments
artemonster
351 days ago
what do you mean by "api for a project" in a context of digital hardware design?
link