|
|
|
|
|
by mshockwave
352 days ago
|
|
> that modeling instruction scheduling doesn't matter all that much for codegen on OoO cores. yeah scheduling quality usually has a weaker connection to the performance of OoO cores. Though I would also like to point out: 1. in-order cores still heavily relies on scheduling quality
2. Issue width is actually a big thing in MachineScheduler regardless of in-order or out-of-order cores. So the problem you outlined above w.r.t different implementations of uops cracking is indeed quite relevant
3. MachineScheduler does not use the BufferSize -- which more or less mirrors the issue queue size of each pipe -- at all for out-of-order core. MicroOpBufferSize, which models the unified reservation station / ROB size, only got used in a really specific place. However, these parameters matter (much) more for llvm-mca
|
|