[gatienboquet]

VRAM capacity is the initial gatekeeper, then bandwidth becomes the limiting factor.

[whimsicalism]

i suspect that compute actually might be the limiter for these chips before b/w, but not certain