|
|
|
|
|
|
by SJC_Hacker
485 days ago
|
|
|
Xilinx has a very highly optimized core for the FFT. You are restricted to power of 2 sizes. Which usually isn't a problem because its fairly common to zero pad an FFT anyway to avoid highly aliased (i.e. hard-edges) binning. The downside of implementing directly in hardware, the size would be fixed. |
|
|