|
|
|
|
|
|
by jmwilson
499 days ago
|
|
|
I made a test PCB with capacitor footprints repeated at various intervals, with measurement ports for controlled experiments. You can really see the performance difference between two and four layer PCBs, for example: https://jmw.name/projects/exploring-pdns/ |
|
|
I don't suppose you ever did the measurement with big-V decoupling, and with and without the big electrolytic? That would have been really interesting.