Hacker News new | ask | show | jobs
by oldgradstudent 504 days ago
Just curious, do they have a migration plan? Have they started new designs using Verilog/SystemVerilog/VHDL?