|
|
|
|
|
|
by cjbillington
506 days ago
|
|
|
It took me to the end of your comment to realise the crucial bit I was missing: that they're talking about implementing the CPU on an FPGA. As opposed to, say, interfacing with an FPGA which could be totally different way to be "FPGA-friendly". |
|
|