[cmrdporcupine]

Ah, ok, thanks for the clarification. When I last played with RISC-V it was in (hobby) FPGA stuff and the cores I was messing with did not specify G.