[my123]

Communication from the in-SoC NAND controllers to the NAND chips themselves is done through PCIe AFAIK