Hacker News new | ask | show | jobs
by immibis 590 days ago
You need a very stable clock for that, which was also called out as a thing. With some PLLs you could lower the needed frequency. I think you're really looking for a small FPGA though.