It is possible to build single cycle Harvard computers but not von Neumann ones. So a course on computer architecture using, for example, RISC-V as a concrete example might start out showing a Harvard RISC-V with a single cycle implementation. The next step is a multicycle von Neumann version and the third step is a pipelined RISC-V using caches to make a locally Harvard, globally von Neumann implementation.