Hacker News new | ask | show | jobs
by phonon 620 days ago
Cerebras runs at 1.1 GHz[1], and this was a much earlier design on 16nm so it might be a good fit by now. Their TSMC 5 nm version is scheduled for early 2025.[2]

[1]https://cerebras.ai/blog/cerebras-architecture-deep-dive-fir...

[2]https://www.eenewseurope.com/en/raaam-signs-lead-licensee-fo...

1 comments

They'd have to quadruple their performance to be relevant in the market generally, here's to hoping.
Yeah...but double density and 1/10 power consumption would be outstanding for ML type loads...hopefully they can get performance to at least the 1.x GHz range! I'm keeping an eye out...dollars to donuts Cerebras will be using this within a year, once it's qualified for TSMC 5nm.
Not so sure myself. eDRAM has been tried many times and yet here we all are, banging our heads against the SRAM scaling limits. It's such a huge risk for cerebras, they absolutely cannot afford to miss. But then you could say that about a wafer-scale chip...!