|
|
|
|
|
by mikewarot
641 days ago
|
|
TinyGrad is GeoHot's system/compiler to map neural networks onto hardware. He consistently points out this one point: Because the exact number of cycles is know in advance, it can be scheduled, there's no need for branch prediction, or that type of thing in a CPU. Essentially, he wants to be able to express programs, and even an operating system, as a directed acyclic graph of logical binary operations, so that you can have consistent and deterministic runtime behavior. The bit about LLMs is a distraction, in my opinion. |
|
So how is this different from digital logic synthesis for CPLD/FPGA or chip design we have been doing over the last decades?