|
|
|
|
|
by buescher
737 days ago
|
|
It's really exciting what's going on with things like Tiny Tapeout/Efabless/ChipIgnite and whatever Google is sponsoring - I have a hard time keeping the players straight - as far as education and ambitious hobbyist use. You never know what will come from small designs, either. That said, despite what some ASIC houses will tell you, I haven't seen the costs narrowing on commercial ASIC design to the point that realizing an SoC would be a substantial cost savings on an aggressively cost-optimized microcontroller-based design or IoT design. Being able to do a commercially viable small-to-medium-sized ASIC for a design that ships, say, less than 2M/year, would change a lot of things. It would be very interesting if that were the case in 5-10 years - what do you see from the IC design perspective? |
|
Agreed. Custom design is still prohibitively expensive, and most often not needed. That being said, older process nodes are getting cheaper to the point where the manufacturing cost is feasible. The problem remains EDA tooling, which may very well be the majority of the cost. Without more competition in that space, I don't see Cadence/Synopsys/Siemens bringing their prices down any time soon.