|
|
|
|
|
|
by janwas
747 days ago
|
|
|
Right, longer vectors let us write more elements at a time. I agree that the number of L1 load ports (or issue width) is also a parameter: that times the SIMD width gives us the bandwidth. It will be interesting to see what AMD Zen5 brings to the table here. |
|
|