[lusus_naturae]

A simple project is implementing a FIR filter using a HDL like Verilog. The Altera university FPGAs are cheap enough.