Y
Hacker News
new
|
ask
|
show
|
jobs
by
anfilt
834 days ago
Despite how verbose it is, I honestly like working with VHDL more than Verilog.
1 comments
bb88
834 days ago
And Ada is really an underappreciated language. Still not perfect, but Spark makes it super interesting.
link